Skip to content
View mattedhairr's full-sized avatar

Block or report mattedhairr

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
mattedhairr/README.md

πŸ‘‹ Hi, I'm Jatin Parmar!

πŸŽ“ Electronics & Communication Engineering Student | VLSI & Physical Design Enthusiast
πŸ’‘ Focused on backend VLSI, RTL to GDSII, physical design automation, and AI-assisted product engineering.
πŸš€ Creator of YouDO β€” The Aspirant Execution Companion.


πŸ“Œ Featured Projects


πŸ› οΈ Hardware & Engineering Skills

  • VLSI & Hardware: Verilog, Yosys, OpenROAD, OpenSTA, SkyWater PDK
  • Product & App Delivery: AI-Assisted Engineering, Android APK Build Pipelines, PWA Deployment

πŸ”— Connect With Me

LinkedIn Instagram GitHub


πŸš€ Always open to exciting hardware & software engineering collaborations!

Pinned Loading

  1. YouDO YouDO Public

    A focused execution and goal-planning companion for serious aspirants. Build flexible goal trees, schedule daily work, run pause-aware focus sessions, review honest progress, and optionally join a …

    TypeScript 9 2

  2. CalCU CalCU Public

    CalCU by YouDO - press Alt+C to show the GATE virtual calculator anywhere on Windows

    TypeScript

  3. 8-bit-CPU-RTL-to-GDSII 8-bit-CPU-RTL-to-GDSII Public

    An 8-bit RISC-V inspired CPU with multi-cycle architecture.

    Verilog

  4. 4-bit-ALU-RTL-to-GDSII 4-bit-ALU-RTL-to-GDSII Public

    Complete RTL to GDSII flow for a 4-bit ALU

    Verilog