Skip to content

Aesthetic VHDL and C code gen fixes  #246

Description

@JulianKemmerer

There are plenty of places where an extra space, or tab, or unused empty process might get generated in the VHDL. Similar in C, some places where a C loop can be used where previously had generated a bunch of line sof C code... Should be easy enough to clean up...

Activity

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Metadata

Metadata

Assignees

No one assigned

    Labels

    Projects

    No projects

      Milestone

      No milestone

      Relationships

      None yet

      Development

      No branches or pull requests

      Issue actions